

3D SOI Design at FERMILAB

MAMBO III

**Monolithic Active Pixel Matrix  
with Binary Counters**

Farah Khalid

Alpana Shenai

Gregory Deptuch

Raymond Yarema

# Presentation Outline

- Target Application
- Previous Work (MAMBO 2)
  - Design
  - Results
- MAMBO 3 development
  - Goals
  - Schematic
  - Layout
- 3D Integration


# APPLICATION

# Possible applications

- Low energy applications up to 12kEv

E.g.

- X-ray autoradiography
- fluorescence X-ray spectroscopy




# PREVIOUS WORK

# MAMBO2: PREVIOUS WORK...

## Design details of pixel imaging detector „MAMBO”

**MAMBO** = **M**onolithic **A**ctive Pixel **M**atrix with **B**inary **C**ounters

### MAMBO II architecture



- each pixel: integrating CSA w/ p-z network, shaping filter CR-RC<sup>2</sup> with  $\tau_p=200ns$ ; gain= $\sim 200 \mu V/e^-$  for small Q, multiple diodes/pixel, ripple counter reconfigurable into shift register


- compact design excluding use of physical resistors

$$C_c=28 \text{ fF}, C_{fs}=3.3 \text{ fF}, R_{fs}=50 \text{ M}\Omega, G_m=5.8 \mu\text{S}, C_h=30 \text{ fF},$$

# MAMBO2: PREVIOUS WORK...

## Design details of pixel imaging detector „MAMBO”


### ▶ MAMBO II pixel layout



Multiple p-taps (used as signal electrodes) present per pixel for reduction of shifts of threshold voltages.

**Partial success:** adjustment of bias voltages and currents (referred to  $V_{GS}$ ) up to several tens of mV still required for  $V_{back}$  from the range from 0 to 10V.

### ▶ MAMBO II chip layout



**8x10 20x20 μm<sup>2</sup> 3T pixel matrices for x-talk and test charge collection tests**





Single pixel test structure is a fully functional circuit allowing monitoring: shaper output, discriminator output, counter output



# Achievements, observations and investigations

## MAMBO II single pixel test

### Monitoring of the shaper and discriminator outputs (transient signals)





# Analogue Results


Dynamic range	~500 e <sup>-</sup> to 4000 e <sup>-</sup>
Noise	~80e <sup>-</sup>
Sensitivity	100mV/1000e <sup>-</sup>
Shaping time	250ns

# MAMBO 3

# Goals

- R&D
- Detector and electronics on different layers (to avoid coupling)
- Diodes with PPLUS with BPW to reduce leakage
- Diode of the same size as the pixel to obtain parallel electric field in active volume, and avoid potential pockets
- Shielding on detector layer
- Possibility of changing gated diode voltage to enhance performance of the diode
- Explore 3D IC technology with Zycube


# 3D : MAMBO 3



MAMBO 3  
top ASIC


MAMBO 3  
bottom ASIC

# Top ASIC: PIXEL Design




# Preamplifier

- Regulated Cascode
- Leakage current compensation
- 1.7fF I/P test capacitance




# Shaper and Baseline Restorer






# Analog Test Buffer

- Source Followers using Zero Vt DMOS transistors
- Single Stage amplifier
- Disconnected during normal mode of operation
- 10  $\mu$ A current




# Comparator




- Hysteresis Comparator
- Connected to Vref during normal operation
- OR
- Connected to baseline for trimming
- OR
- Connected to gnd! When disabled

# Window Comparator

- VthL – Lower Threshold
- VthH –Upper Threshold
- $V_{thL} < \text{Signals} < V_{thH}$  is recorded as HIT
- Comparators are independently trimmed to cancel offsets




# Double Discriminator Logic




Transient Response

- Output of the Lower Threshold comparator behaves as a clock
- Output of the Upper Threshold comparator behaves as a Reset
- When both comparators fire the hit is not counted




# Current Steering DAC (4 bits)



- Binary weighted current mirrors
- Switches are also binary weighted
- Current can be steered either to positive or negative output

# DAC Layout



4	3	4	3	4
4	2	1	2	4
4	3	4	3	4


Conventional symmetrical common centroid geometry for current mirrors  
Helps to average out global errors

- Matching is critical for monotonic performance

# Trimming DACs


Matching is worse for SOI!, Data here corresponds to a typical bulk CMOS process

Offset distribution before compensation



- Gaussian distribution
- Depends on component matching

Offset distribution after digital compensation




- Uniform distribution
- Residual offset depends on DAC resolution




# Configuration Register

- Serial In Parallel Load
- (4b x 2) for DAC settings
- 3 bit test setup
- Test Control block used as decoder to control switches for test

	Setup
000	Normal Operation
001	Analogue Output for test calibration
010	Test Input, counter connected
011	Calibrate DAC L
100	Calibrate DAC H
101	xx
110	xx
111	Pixel Disabled




# 1bit Counter



- Can be configured as:
  - Counter (s1 is ON)
  - Shift Register (s2 is ON)
- s1 and s2 are non-overlapping clocks


# Counter /Shift Register

- 12 bit ripple counter
- Count switch disconnects counter from comparator while shifting
- CK\_READ is external clock used for shifting data



# Simulation result


Transient Response



# LAYOUT

# MAMBO3: top pixel


- $100\mu \times 100\mu\text{m}$
- Transistor count  $\sim 950$






# Upper Chip

- 5mm x 5mm
- 1936 pixel matrix (44 x 44)
- Each column has additional buffering of analog and digital signals
- Pads with back metal opening
- Alignment markers on all 4 corners






# Lower chip: Diode Pixel





DIODE



100µ x 100µ



# Lower Chip




- 5mm x 5mm
- 1936 pixel matrix (44 x44)
- 4 guard rings around the matrix
- No bond Pads contains only micro bump pads, aligned with the top chip.
- Alignment markers on all 4 corners




# Chip connection

MICROBUMP (5 $\mu\text{m}$ x5 $\mu\text{m}$ )




- Diode connection per pixel
- Dummy connections
- guard rings
- diode shielding (gnd!)
- gate control




# Protection

- Protect transistors from external environment
- Backplane connected to Analogue Ground per pixel
- Peripheral digital logic connected to Digital ground plane



Shielding per pixel using back metal

exposed transistor




# INTEGRATION



# Zycube 3D Integration process


## (1) Stack Process Flow (after finishing wafer process)

**Lower Chip**




**Upper Chip**



(Layout must be done with mirror inverted)



Form  $\mu$ -bump




Form  $\mu$ -bump




Use multi via structure for contact path between 1metam and bond pad  
dia./space 0.32/0.6 $\mu$ m  
In left figure, single via is used for simplifying the cross section


-Stack wafer with  $\mu$ -bump and adhesive



-Si etch  
-SiO<sub>2</sub> slight etch



-Ti/TiN/Al sputter  
-Metal Pad Litho.



-P-SiNd deposition  
-Pad Litho.

