The SPI (Serial Powering Interface) chip

as an integrated power management device for serial powering



M.Trimpl, Fermilab

- Powering Schemes / SPI Motivation
- Chip architecture and Features
- Flip Chip (on PCB) Assembly
- Interface Controller, I-ADC, Shunts, Linear Regulator, OverPower Protection
- Summary and Outlook

on behalf of:


G.Deptuch, J.Hoff, R.Lipton, A.Shenai, M.Trimpl, R.Yarema, T.Zimmerman – FNAL

R. Hold, G.Villani, M.Weber - RAL

N.Dressnandt , M.Newcomer - UPenn

Serial Powering Schemes

1) External shunt regulator + transistor




Good approach, but implies a high current shunt

-> limited experience in HEP-IC community

SP device enables to operate non SP-ROIC in SP mode


2) Internal shunt regulator + transistor in each ROIC



Disadvantage: many power supplies in parallel

Matching issue can cause hot spots and potentially kill chips

3) External SR + parallel shunt transistor in ROIC




feedback however more challenging and depends on implementation

- choice of architecture not obvious, detailed studies anticipated by RAL/LBNL (M.Weber, C.Haber)
- scheme (2) can be realized by any ROIC standalone
- SPI chip covers
 scheme (1) and (3)

Present setups and SPI Motivation

Setups using discrete components explored SP feasibility and new features (current monitoring and overcurrent protection)




ATLAS SCT setup at RAL (similar setup at LBNL, Atlas pixel setup at Bonn U.)




~ 1Ω at 1MHz, > 50Ω for > 10Mhz

Downsides of discrete setups

- Standard Shunts typ. current limited (100mA)
- Power transistors not rad, tolerant
- esp. 4A for module is challenging
- spacious setup
- limited performance (e.g. dyn. impedance)
 - -> integrated / customized solution




abc-n module approach:



[C.Haber, LBNL]

2x10 ROIC on a module20 modules in a row(clearly needs integrated solution)

SPI - Architecture Overview



versatile SP chip - list of basic features:

- shunt creates Vchip (scheme1), distr. shunt (scheme3)
- communication via multi drop bus (each SPI chip has 5bit address) reduces number of str.-lines for SPI to minimum of 2 (3)
- spare AC coupled interfaces (comports)
- ADCs to monitor shunt and LR current
- 2x LinReg: separate analog / digital supply to hook up some chips (1-3) for tests Not proposed as a scaleable solution for a whole module (linregs should be part of ROIC, as e.g. in the ABCn)
- OverPower protection (avoids detector hot spots) (more a open backdoor than a feature right now)
- radtol. design techniques, TSMC 025MM process

(somehow) more details

Power on Reset:

all Registers set to a default condition when chip power comes up (current alarm default: 'hard wired' to 'false'!)

AC coupled interface:

7 separate comports, bi-directional (input/output) rate: ~200MHz (selectable drive current max. 6mA), point to point and multidrop with 10 receivers LVDS receiver with hysteresis

Main Shunt sets operation voltage: ~1.5 ... 2.5V (1.2...2.7??) (4.3bit to select, default: 1.5V),

current capability: 1A min. (conservative number - high current designs are new!)


<u>Distr. Shunt:</u> class AB stage with dual output (redundancy) shunt slaves are implemented in ABCn ROIC

Linear regulator:


LDO regulator (folded cascode OTA and output stage)

Vout: $\sim 1.2 - \sim 2.5 \text{V}$ (VDO $\sim 200\text{-}300 \text{mA}$ for 500mA), with ext. 1uF min. for stability 4bit to select voltage -> $\sim 100 \text{mV}$ steps


AC coupled multidrop configuration:




Distributed Shunt Concept



Final Layout / Floorplan



Final Layout / Floorplan



bump bonding of SPI

Advantages of bumps bonds (for the SPI chip)


- better routing flexibility (esp. on chip, similar to 3d IC-approach)
- more robust and shorter (100μm vs 5mm) connection as wire bonds:

reliable connection is essential in SP scheme

more robust in magnetic field (5T) while ramping high currents (2A)

- better scale ability (if higher currents are needed)
- chip backside is still fully accessible for cooling

optional backside cooling (air / heat sink)




TSMC is placing the solder bumps!

In house assembly (e.g. Suess MA8 @ FNAL)



First alignment test (step1)


using glass samples and adhesive:




 $200\mu m$ squares with $12\mu m$ spacing

<10µm misalign. on 8mm (good enough for SPI pitch)

chip-on-board assembly at FNAL




Bump Bond-Testchip 300µm pitch Provided by IZM, Berlin



[Assembly done at SiDet, FNAL by E.Skup and J.C.Yun]


- All bumps show continuity, no shorts
- Improvised measurement revealed $<< 10 m\Omega$ per bump
- Confirmed by IZM (4 point measurement) : 1mΩ
- Daisy chain loaded with 200mA for several days -> no problem
 Note, we have 33 bumps in parallel on the SPI001

Structures on IZM chip





~100 bumps with daisy chains and 'structures to detect shorts'

Cross section of one sandwich side:



chip-on-board assembly (cont'd)






Limitation is precision of **solder mask opening** on the PCB (can be improved if necessary)

However, good enough for 300µm pitch!



'shunt' ADC - principle and implementation




- probing shunt current using replica mos (similar to current mirror)
- current-mode ADC
 (good approach for ultra low voltage 1.3V in a 2.5V process!!)
- $\sim 450 \mu m$
- implementation chosen as flash ADC: simple and fast (also faster to design ;-))
- 6bit, LSB tunable (4bit) dyn. range ~100mA ... ~2A (probing low current or high range)
- adjustable threshold for alarm
- 4bits to tune the alarm delay (TOT requirement): ~150us ... 3ms


single ADC (full) simulation




on-chip shunt





- total RMS < 100μV
- No internal compensation, but external Ccomp pad
- Two shunt transistors with 1/10 aspect ratio





Shunt performances






Ishunt=100mA (Isin=10mA), CLoad=1 μ F Z< 0.5mV/10mA = 50m Ω

Compared to 1 .. 50Ω for discrete components setup

OverPower Protection (option)



- 1. OverPower is **NOT** OverCurrent
 - -> current should stay the same in SP scheme!
- Power reduction by collapsing the chip voltage
- 3. Goal: reduce Vchip to minimum e.g. 50mV and 4A -> P ~ 200mW
 - in the order of nominal operation
 - comparable to ROIC on module

-> no hot spot!


Sounds crazy, but serial powering is already!

Procedure (Option) for SPI:

- 1. ADC reports current alarm
- 2. Vshunt overwitten by external source (vdd)
 - -> forces shunt-mos in lin.region & reduces Vchip (Ron*I)
 - -> whole chip collapses, only shunt maintains operation

Future challenge on PCB side: voltage conserving techniques (module RnD: G.Villani) Upon successful demonstration: integration of most promising approach in SPI


Power shunt (DC)



Note, 4 finger pairs assumed (old), actual design uses 3 finger but more bumps -> similar or better performance expected

postlayout to include parasitics

Power shunt (DC)



Spice-Simulation with **1A per finger pair** @120C, Vshunt=1.5V (worst case overpower-protection scenario) -> average current per bump: ~100mA, max rating 240mA

Voltage drops:

20mV from pure MOS model (Ron)

5mV from on chip routing (bump bond approach

helps here a lot!)

25mV from 'Off chip' routing: Rbump, Rtrace

Vdrop,total ~ 50mV

Conclusion:

- Take these numbers with a grain of salt!
- However, they give good indication for feasibility
 e.g. a different routing topology which didn't look
 too bad at first resulted in ~500mV drop
- For 1A total current we should be on a safe side (note, this simulation uses 1A per finger (4 of them!)

Verilog desciption then auto place and route using CERN radtol lib.

32 bit command word (7bit header, 4 bit trailer) (internal state machine)

[1100111 CCCCC RRRRR III DDDDDDDD 0000]

C: 5bit Chip Adr. (30 chips on module)

Register Adr. (20 config + 3 ADC data-register)

D: 8bit register word

III: Instruction Code


- Reset Register
- Set Register
- Default (hard coded)
- Read ADC / Write Register

Chip and Register wildcard 10101 (21d)


- -> configure register in all chips in a setup
- -> reset all registers in all chips to default

800um

Full chip simulation (startup & Vshunt)



Full chip simulation (I-alarm)



Summary / Outlook

- Discrete SP setups went through many iterations, limitations reached (features vs size vs performance)
- SPI Serial Powering Interface: generic chip to explore SP schemes
- TSMC025MM, radiation tolerant design (except distr. shunt),
 High current shunt (1A+), distributed shunt, AC coupled comports,
 2 Linregs, monitoring ADCs, (explore) over power protection options
- For 'single shunt on module' approach flip chip is the way to go
 Solder bumps (SnPb) placed by TSMC, gold ball approach at RAL
 Chip on Board (solder) assembly at 300µm pitch demonstrated at FNAL
- SPI 0.01 submitted via GUC, silicon back early Nov08
 120 chips (40 with solder bumps, 80 w/o)
- Intensive tests in preparation at RAL (M.Weber et al.)

Though size may not matter – power for sure does!




Backup Slides

THE SMALLEST BLACK HOLE YET DISCOVERED BY HUMANS LOCATED AT BINARY XTE J1650~500.




*RIGHT@2008 J.D. "Illind" Frazer HTTP://WW

Full chip simulation (discharge cap)



Output impedance



Some numbers...


- Lorentz Force:

$$B=5T$$
, $L(bump)=100um$, $Imax = 2A / 20 = 100mA$


$$Fmax = q v B = L I B = 50uN$$

- Thermal conductivity: Si:150, Sn: 67, Pb: 35, Au:320, Ag: 430 [W per m and K]


idle - feature



VREF=Vshunt as function of T



Comport = Bidirectional Driver/Receiver



Linreg Performance



output impedance (measured with transient simulation):

20kHz9m Ohm200kHz90m Ohm2MHz780m Ohm


20Mhz 1.2 Ohm (fits the step respons

total rmsNoise: 400...600uV (depending on vdd)


Here, impedance at high frequency limited by external ESR (10uF, 20hm)

However, simulation show stable behavior down to Resr~500mOhm,

I measured 670mO at 10uF caps in the lab as series resistar



Frequency behavior / output impedance



CLoad=1uF and 10uF

Ishunt=100mA


Bonding (Assembly)

TSMC is placing the solder bumps!



Suess MA8 FC-Bonder at Fermi -> in house assembly

Very first alignment tests done using glass samples and adhesive: <10μm misalign. on 8mm



-> sufficient for SPI bumping (wrt alignment) Next step:

Daisy chains modules from IZM (300 μ m pitch) to test solder assembly