ASIC Images

Name: Trigger Pipeline + Timing(TRIP_T) Designer: A. Mekkaoui
Process: TSMC 0.25µ CMOS Experiment: D0
Febrication Date: 2005 Size: 4.8 mm x 4.6 mm

TRIP_Tlayout.jpg The TRIP_T is similar to the TRIP chip except that it incorporates circuitry that gives timing information on when a hit occurred. The chip required a major design and layout change to the TRIP chip.

Click on Image for Larger View
<<2 of 2 >>